

January 2017

Loss Model for Gallium Nitride DC-DC Buck Converter

Rushi P. Patel

Mississippi State University, rpp71@msstate.edu

Follow this and additional works at: <https://trace.tennessee.edu/pursuit>



Part of the [Electrical and Electronics Commons](#), and the [Power and Energy Commons](#)

Recommended Citation

Patel, Rushi P. (2017) "Loss Model for Gallium Nitride DC-DC Buck Converter," *Pursuit - The Journal of Undergraduate Research at The University of Tennessee*: Vol. 8 : Iss. 1 , Article 11.

<https://doi.org/10.7290/pur8lgit>

Available at: <https://trace.tennessee.edu/pursuit/vol8/iss1/11>

This article is brought to you freely and openly by Volunteer, Open-access, Library-hosted Journals (VOL Journals), published in partnership with The University of Tennessee (UT) University Libraries. This article has been accepted for inclusion in Pursuit - The Journal of Undergraduate Research at The University of Tennessee by an authorized editor. For more information, please visit <https://trace.tennessee.edu/pursuit>.

Loss Model for Gallium Nitride DC-DC Buck Converter

RUSHI P. PATEL

Mississippi State University
rpp71@msstate.edu

Advisor: Dr. Daniel Costinett

This work is licensed under the Creative Commons Attribution 4.0 International License.

To view a copy of this license, visit <http://creativecommons.org/licenses/by/4.0/>.

Copyright is held by the author(s).

In recent years, more research has been done on Enhancement Mode Gallium Nitride (eGaN) converters, as the world is moving towards more power efficient converters. Power converters play a major role in efficiently controlling and converting electric energy used by machines, systems, and everyday products. The process to make converters more efficient was complicated and slow in the twentieth century. One of the important aspects in power electronics is to evaluate different losses and minimize losses to achieve high efficiency of the converter. With help of simulation tools such as MATLAB and LTspice, this process has become much faster and reliable in the modern era. A model for estimating power losses for eGaN DC-DC buck converter (12V/1.2V) is illustrated in this paper. This loss model was calculated for different frequencies, and compared experimentally and theoretically. This paper also investigated the constant variables, which help realize the difference between theoretical and experimental losses in eGaN DC-DC buck converter. Pre-prints of this article have been previously made available [1-4].

1 Introduction

As eGaN power transistors appear to be most promising candidates to replace silicon power Metal Oxide Semiconductor Field-Effect Transistors (MOSFETs), eGaN power converters could also be promising candidates to replace silicon based power converters [5]. There has been a tremendous amount of research done on losses specific to eGaN power transistors, such as switching losses, but little research has been done on the losses of the eGaN converter as whole. One of the organizations that is leading this campaign is Efficient Power Conversion (EPC), which was founded in 2007 [6]. According to EPC, power based converters not only improve the efficiency of electrical power but also enable new, life-changing applications that did not exist five years ago [6]. This research also used EPC 9036 eGaN half bridge DC-DC synchronous buck converter development board as shown in Figure 1 to study the loss model. Buck converter was chosen because of its simplicity and wide use in the power electronics world for testing purposes. The loss model referred to the total loss in the buck converter.



Figure 1
eGaN DC-DC buck converter

The proposed loss model included eGaN power transistor losses, inductor loss, and capacitor loss. The eGaN power transistor losses included conduction loss on high side and low side, switching loss on high side, and gate driver loss. Switching loss on low side was small and thus was neglected. Other losses, such as dead time loss and output capacitance loss, were also included. A synchronous buck converter consisted of two power transistors which helped improve efficiency by neglecting diode losses. Choosing a right inductor and a capacitor to improve loss model was one of the important task as development board provided flexibility to design your own filter.

The power electronics industry projected that by 2025, 80% of the time the industry will invest on the modeling and simulating and only 20% on hardware prototyping [7]. This method will decrease the amount of iterative hardware prototyping require before successfully achieving high efficiency. One focus of this research was to evaluate the constant variables in the different losses which help realize the difference between experimental and theoretical loss models. The next hardware prototyping of this converter will be much more efficient and reduce the iterative process when keeping in mind these constant variables.

2 Methodology

Three different methods were used to validate the results and to make appropriate conclusion: Experimental Analysis, Theoretical Analysis, and LTspice Simulation.

2.1 Experimental Analysis

For this experiment, the first challenge faced was to choose an appropriate inductor and a capacitor for the low pass filter. The best method was to use the simulation tool LTspice, which shows the stability of the buck converter when different combination of inductor and capacitor values are chosen [8]. LTspice simulation suggested low pass filter of 280nH inductor and 10uF capacitor to achieve stability of the system. During the experiment, initial input voltage was set to 0V and slowly increased to its final value of 12V to further ensure the stability of the system. Further discussion on this is in the LTspice simulation section.




Figure 2
eGaN DC-DC buck converter block diagram [9]

A block diagram for the development board is shown in Figure 2 to understand the eGaN buck converter development board. The input voltage (V_{in}) was 12V DC power supply connected straight to HS eGaN transistor. The gate drive voltage (V_{DD}) provided between 7-12V DC power to turn on the eGaN transistor which produced a flow of current in the drain. The pulse width modulation (PWM) input provided the duty ratio of 10%, amplitude 3V peak to peak, 1 MHz or 500 kHz frequency to step down the voltage to 1.2V, and assisted in switching HS and LS eGaN transistors.

For this particular experiment, the data gathered at 500 kHz and 1 MHz in order to analyze the data accurately and provide an unbiased conclusion. On the development board, the switch node terminal and ground terminal were specifically designed to observe the switching frequency in the oscilloscope. Figure 3a and 3b provide confirmation of the duty ratio of PWM at 1MHz and 500kHz, respectively.




Figure 3
Switching frequency at: (a) 1 MHz, (b) 500 kHz.

To obtain a various range of output current, an electric load was considered. The electric load was set to the constant output current as desired and made any changes as needed. To ensure the quality of the measurements and avoid any resistance in the wire, Kelvin (4-wire) Resistance Measurement method was used. The input current and input voltage was directly measured from the development board. The electric load also had voltage-sensing capabilities which accurately provided output voltage at the load. The duty ratio of PWM had to be increased slightly at higher output currents as the input current of the power supply was limited to maximum of 3.3 A. The efficiency was calculated from experimental input power and output power.

2.2 Theoretical Analysis

In order to evaluate different losses in the EPC 9036 development board, previous loss model datasheet from Fairchild was used as a reference [10]. The datasheet provided a basic idea of different losses in the synchronous buck converter. Because the loss model needed to be as explicit as possible, considering other datasheets would improve the loss model and make it as accurate as possible. Loss model datasheets from Texas Instrument provided precise equations to study in depth the different losses in the buck converter [11-12].

Power losses in the synchronous buck converter included several parts: eGaN transistors loss, inductor loss, capacitor loss etc. Among these, eGaN transistor loss contributed a significant part of the loss model. The first loss associated with eGaN transistor was conduction loss. The on resistance on the eGaN transistor and the RMS current determined conduction loss. Specifically, the conduction losses were divided into high side (HS) eGaN transistor loss and low side (LS) eGaN transistor loss as shown in equation (1) and (2). The RMS current used in equation (1) and (2) was calculated by equation (3) and (4) for HS and LS eGaN transistors respectively. The ripple current is given by equation (5) [10-12].

$$P_{\text{cond(HS)}} = R_{\text{ds(ON)HS}} \times I_{\text{RMS(HS)}}^2 \quad (1)$$

$$P_{\text{cond(LS)}} = R_{\text{ds(ON)LS}} \times I_{\text{RMS(LS)}}^2 \quad (2)$$

$$I_{\text{RMS(HS)}} = \sqrt{\frac{D}{3} \times \left((I_{\text{out}} + \frac{I_{\text{ripple}}}{2})^2 + (I_{\text{out}} + \frac{I_{\text{ripple}}}{2}) \times (I_{\text{out}} - \frac{I_{\text{ripple}}}{2}) + (I_{\text{out}} - \frac{I_{\text{ripple}}}{2})^2 \right)} \quad (3)$$

$$I_{\text{RMS(LS)}} = \sqrt{\frac{1-D}{3} \times \left((I_{\text{out}} + \frac{I_{\text{ripple}}}{2})^2 + (I_{\text{out}} + \frac{I_{\text{ripple}}}{2}) \times (I_{\text{out}} - \frac{I_{\text{ripple}}}{2}) + (I_{\text{out}} - \frac{I_{\text{ripple}}}{2})^2 \right)} \quad (4)$$

$$I_{\text{ripple}} = \frac{(V_{\text{in}} - V_{\text{out}}) \times D \times T_{\text{sw}}}{L} \quad (5)$$

The second loss associated with eGaN transistor was switching loss. Switching loss was composed of HS and LS switching loss in eGaN transistor, gate drive loss, deadtime loss and output capacitance loss. Switching loss on HS was induced during turn on and turn off transition due to the LS clamping effects, which causes HS affected by both high current and high voltage at the same time. HS switching loss and HS gate current is given by equation (6) and equation (7) respectively. Considering LS eGaN transistor, both LS turn on and turn off were soft switching at normal operations. Therefore, the LS switching loss was small and thus neglected in this report [10-12].

$$P_{\text{sw(HS)}} = V_{\text{in}} \times I_{\text{out}} \times f_{\text{sw}} \times \frac{Q_{\text{sw}}}{I_{\text{g}}} \quad (6)$$

$$I_{\text{g}} = \frac{V_{\text{driver}} - V_{\text{PL}}}{R_{\text{g}} + R_{\text{driver}}} \quad (7)$$

Deadtime loss was induced by LS eGaN transistor during dead-times and can be calculated by equation (8). The gate drive loss is given by equation (9). The deadtime during rise and fall is given by equations (10) and (11) [10-12].

$$P_{\text{deadtime}} = V_{\text{SD}} \times \left((I_{\text{out}} - \frac{I_{\text{ripple}}}{2}) \times t_{\text{deadtime(rise)}} + (I_{\text{out}} - \frac{I_{\text{ripple}}}{2}) \times t_{\text{deadtime(fall)}} \right) \times f_{\text{sw}} \quad (8)$$

$$P_{\text{gate}} = P_{\text{gate(HS)}} + P_{\text{gate(LS)}} = (Q_{\text{g(HS)}} + Q_{\text{g(LS)}}) \times V_{\text{driver}} \times f_{\text{sw}} \quad (9)$$

$$t_{\text{deadtime(rise)}} \approx t_{\text{delay(rise)}} \quad (10)$$

$$t_{\text{deadtime(fall)}} = t_{\text{delay(fall)}} + \frac{Q_{\text{gs(LS)}} \times (R_{\text{gate}} + R_{\text{driver}})}{V_{\text{driver}} - \frac{V_{\text{th}}}{2}} \quad (11)$$

Another eGaN transistor related power loss in synchronous buck converters was eGaN output capacitance loss, which was induced by output capacitance charge/discharge. The output capacitance loss for HS and LS is given by equation (12) and (13) respectively [10-12].

$$P_{\text{Coss(HS)}} = \frac{1}{2} \times Q_{\text{oss(HS)}} \times V_{\text{in}}^2 \times f_{\text{sw}} \quad (12)$$

$$P_{\text{Coss(LS)}} = \frac{1}{2} \times Q_{\text{oss(LS)}} \times V_{\text{in}}^2 \times f_{\text{sw}} \quad (13)$$

DC Resistance (DCR) in inductor and Equivalent Series Resistance (ESR) in capacitor were directly proportional to the inductor and capacitor loss. The 280nH inductor and 10uF capacitor used in the development board had very low DCR and ESR values, which minimized the inductor loss and capacitor loss. Inductor loss and capacitor loss are provided by equation (14) and equation (15) respectively. The RMS current on the inductor was calculated by equation (16) [10-12].

$$P_{\text{DCL}} = I_{\text{RMS(L)}}^2 \times \text{DCR} \quad (14)$$

$$P_{\text{DCC}} = I_{\text{ripple}}^2 \times \text{ESR} \quad (15)$$

$$I_{\text{RMS(L)}} = \sqrt{I_{\text{out}}^2 + \frac{I_{\text{ripple}}^2}{12}} \quad (16)$$

The LTspice model of the development board is shown in the Figure 5. To justify results from LTspice, losses such as inductor loss, capacitor loss, gate drive loss, etc. are also modeled as shown in Figure 4. The LTspice model for the inductor and its parameters are provided on Coilcraft's website [17]. The gate drive loss modeled with a resistor in series with the gate and the PWM source. The LTspice model used for EPC2100 eGaN transistor provided on EPC's website [18]. Therefore, all the transistor related losses are embedded inside the EPC2100 eGaN transistor model. The capacitor loss is also embedded inside the capacitor model in the LTspice.

Spice directives that measured the input current, input voltage, output current, and output voltage in the LTspice were used to receive precise measurements. Changing the load resistance provided a various range of output current as well as adding initial condition produce faster simulation. The initial condition was changed depending upon the output current. The LTspice simulation was also done at 500 kHz and 1 MHz frequency.

3 Results and Discussion

The theoretical efficiency was collected for two different frequencies with the help of MATLAB. Because the output current included one thousand points (increment of 0.032 from 0 to 32), it was impossible to contain all the results in this paper. Therefore, those points were plotted in a graph to make comparison with experimental efficiency and efficiency from LTspice simulation at 1 MHz as shown in Figure 5a.




Figure 5
Output Current vs Efficiency at: (a) 1 MHz, (b) 500 kHz.

Looking at similarities of the theoretical and experimental efficiency, both have a similar kind of shape. However, comparing both there were marginal differences. At lower current, the experimental efficiency had higher efficiency than theoretical efficiency. Once output current reached 6 A, the theoretical efficiency was higher than experimental efficiency. The purpose of plotting LTspice efficiency was accomplished as it clearly matches with experimental efficiency. The similar kind of characteristics can also be seen at 500 kHz in Figure 5b.




Figure 6
Loss difference at: (a) 1 MHz, (b) 500 kHz.

From these plots, two loss models showing the loss difference between theoretical and experimental were plotted at 1 MHz and 500 kHz as shown in Figures 6a and 6b respectively. Both of these plots show exponential trend. In fact, the loss difference approaches 0 watts approximately at 10 A in both cases. However, this does not justify that arbitrary frequency can be used to obtain an accurate loss model.

In order to point out the exact variables that contributed in the loss difference, curve-fitting tool from MATLAB was used to check the error. Figures 7a and 7b show that second order polynomial method fits the best through all the points. This indicated that any equation with second order polynomial might have caused the loss difference.




Figure 7
Second Order polynomial loss difference with R^2 value of: (a) 0.9441 at 1 MHz, (b) 0.9792 at 500 kHz.

Equations (1), (2), (14), and (15) demonstrate second order polynomial equation. From these equations, following variables were tested experimentally to verify the loss model: $R_{\text{dson(HS)}}$, $R_{\text{dson(LS)}}$, ESR, and DCR. The R_{dson} on HS was measured between 5 m Ω and 7 m Ω , while R_{dson} on LS was measured between 1 m Ω and 2.2 m Ω . The theoretical values for HS and LS are 6 m Ω and 1.5 m Ω respectively. Therefore, R_{dson} on HS and LS do not contribute to the loss difference. When DCR of the inductor was measured, the experimental value was between 1 m Ω and 3 m Ω . This range of values is higher than theoretical value of 0.29 m Ω . This clearly indicated that DCR did contribute in loss difference. To confirm further, the theoretical value was changed from 0.29 m Ω to 2 m Ω . The new plot shown in Figures 8a and 8b clearly suggested that DCR was one of the variable as the theoretical and experimental efficiency matched closely after 6A of output current. The method attempted to measure the ESR on the capacitor experimentally was not precise enough to conclude that ESR was also part of the loss difference.




Figure 8
After changing theoretical value from $.29\text{ m}\Omega$ to $2\text{ m}\Omega$ at: (a) 1 MHz, (b) 500 kHz.

4 Conclusion and Future Work

As the relevant technology continues to improve, power converts will evolve to become more efficient. Having a known loss model for a converter is useful to improve efficiency in less time and less iterative process for hardware prototyping. This research showed that the loss difference between experimental and theoretical data was an outcome of DCR of an inductor. Although DCR is one of such variables that are at the fault, more detailed experiments can be done in the future to test different variables such as ESR, $R_{\text{dson(HS)}}$, $R_{\text{dson(LS)}}$, etc. Measurements that are more precise will also help to make the loss model as accurate as possible. Some known facts such as the initial difference between experimental and theoretical efficiency can also be resolved in the future. New designs with different capacitors and inductors to produce new loss model and compare with current loss model can also be useful to understand the difference in the performance.

Acknowledgements

This work was supported primarily by the Engineering Research Center Program of the National Science Foundation and the Department of Energy under NSF Award Number EEC-1041877 and the CURENT Industry Partnership Program. I would also like to thank my faculty adviser Dr. Daniel Costinett for his ideas and support.

References

- [1] Rushi Patel, Daniel Costinett. (2016, July). Loss Model for Gallium Nitride DC-DC Buck Converter. [Online]. Available: http://education.curent.utk.edu/wp-content/uploads/Rushi_Final-Paper.pdf
- [2] Rushi Patel, Daniel Costinett. (2016, July). Loss Model for Gallium Nitride DC-DC Buck Converter. [Online]. Available: <http://education.curent.utk.edu/wp-content/uploads/Rushi-Patel-Poster.pdf>
- [3] Rushi Patel, Daniel Costinett. (2016, July). Loss Model for Gallium Nitride DC-DC Buck Converter. [Online]. Available: https://www.researchgate.net/publication/308107959_Loss_Model_for_Gallium_Nitride_DC-DC_Buck_Converter
- [4] Rushi Patel, Daniel Costinett. (2016, July). Loss Model for Gallium Nitride DC-DC Buck Converter. [Online]. Available: <https://ir.library.msstate.edu/handle/11668/14137>

- [5] O. Khan, F. F. Edwin, and Weidong Xiao, "Loss modeling for enhancement mode gallium nitride field effect transistor in power converter applications," *Industrial Electronics Society, IECON 2013 - 39th Annual Conference of the IEEE, Vienna, 2013*, pp. 7181-7186.
- [6] Efficient Power Conversion. (2017). *About Efficient Power Conversion Corporation*. [Online]. Available: <http://epc-co.com/epc/AboutEPC.aspx>
- [7] Ralph M Burkart, Johann W Kolar. (2015). *Advanced Modeling and Multi-Objective Optimization/Evaluation of SiC Converter Systems*. [Online]. Available: https://www.pes.ee.ethz.ch/uploads/tx_ethpublications/WiPDA_2015_Tutorial_FINAL_as_uploaded_final_061115.pdf
- [8] Linear Technology. (2017). *Design Simulation and Device Models*. [Online]. Available: <http://www.linear.com/designtools/software/>
- [9] Efficient Power Conversion. (2014). *Development Board EPC9036 Quick Start Guide*. [Online]. Available: http://epc-co.com/epc/Portals/0/epc/documents/guides/EPC9036_qsg.pdf
- [10] Jon Klein. (2014, November 21). *Synchronous buck MOSFET loss calculations with Excel model*. [Online]. Available: <https://www.fairchildsemi.com/application-notes/AN/AN-6005.pdf>
- [11] David Jauregui, Bo Wang, Rengang Chen. (2011, July). *Power Loss Calculation with Common Source Inductance Consideration for Synchronous Buck Converters*. [Online]. Available: <http://www.ti.com/lit/an/slpa009a/slpa009a.pdf>
- [12] Brigitte Hauke. (2015, August). *Basic Calculation of a Buck Converter's Power Stage*. [Online]. Available: <http://www.ti.com/lit/an/slva477b/slva477b.pdf>
- [13] Efficient Power Conversion. (2015, April). *EPC2100 – Enhancement Mode GaN Power Transistor Half Bridge Preliminary Specification Sheet*. [Online]. Available: http://epc-co.com/epc/Portals/0/epc/documents/datasheets/EPC2100_preliminary.pdf
- [14] Yageo. (2016, January 28). *Surface Mount Multilayer Ceramic Capacitors*. [Online]. Available: http://www.yageo.com/documents/recent/UPY-GPHC_X5R_4V-to-50V_24.pdf
- [15] Coilcraft. (2016, June 1). *Shielded Power Inductors – SLR1070*. [Online]. Available: <http://www.coilcraft.com/pdfs/slr1070.pdf>
- [16] MathWorks. (2016). *Global Optimization Toolbox: User's Guide (R2016a)*. [Online]. Available: http://www.mathworks.com/help/pdf_doc/gads/gads_tb.pdf
- [17] Coilcraft. (2016, February 24). *Spice Model – SLR1070*. [Online]. Available: http://www.coilcraft.com/pdfs/spice_slr1070.pdf
- [18] Efficient Power Conversion. (2014). *EPC2100 - Enhancement Mode GaN Power Transistor Half Bridge*. [Online]. Available: <http://epc-co.com/epc/Products/eGaNfETsandICs/EPC2100.aspx>

